Definition
Via plating thickness—specifically the barrel copper thickness—refers to the deposited electrolytic copper layer on the inner walls of drilled holes (Plated Through Holes, PTHs) and vias. It is distinct from the starting foil thickness; this metric quantifies the addedcopper that forms the electrical and thermal conduit between layers. Industry practice measures this dimension primarily via cross-section at the thinnest point of the barrel (center) and as an average value, serving as the primary indicator of interconnect integrity.
Key Importance
The barrel copper thickness dictates five critical performance vectors:
Current Carrying Capacity: Cross-sectional area (A=π⋅d⋅t, where dis drill diameter and tis plating thickness) determines ampacity. Undersized plating increases resistive heating (I²Rlosses).
Thermal Reliability: Copper acts as a heat pipe. During solder reflow or power cycling, insufficient thickness accelerates Z-axis CTE (Coefficient of Thermal Expansion) mismatch stress, leading to barrel cracking.
Mechanical Strength: The barrel must withstand the pull-force of component leads and the mechanical shock of handling/testing. Thicker barrels resist deformation better.
Signal Integrity: For high-speed designs, the barrel inductance and resistance contribute to insertion loss. While impedance is primarily controlled by geometry, severe non-uniformity introduces unwanted variance in delay and attenuation.
Electrical Continuity: It is the sole metallic path bridging inner layers; any discontinuity is a hard open circuit.
IPC Standards (IPC-6012/ IPC-A-600)
Per IPC-6012 (latest rev, typically E/F), the acceptability criteria for plated hole wall copper thickness are defined by Class. The distinction between Minimum Average Thickness (measured around the hole periphery) and Minimum Local Thickness (the thinnest point, usually the hole center) is critical:
| IPC Class |
Min. Average Thickness (Typical) |
Min. Local Thickness (Thin Area) |
Application Context |
| Class 1 |
20 μm (0.8 mil) |
18 μm (0.7 mil) |
General Electronic Products |
| Class 2 |
20 μm (0.8 mil) |
18 μm (0.7 mil) |
Dedicated Service Electronics (Commercial/Industrial) |
| Class 3 |
25 μm (1.0 mil) |
20 μm (0.8 mil) |
High Reliability (Aero/Med/Auto Critical) |
Note: Microvias (HDI) generally follow separate criteria (often min 12-15μm avg depending on spec/feature), but standard buried/blind vias >2 layers align with PTH rules above.
The Average Thickness ensures the bulk of the barrel meets structural needs. The Minimum Local Thickness (often at the midpoint of high aspect ratio holes) is the failure trigger point. IPC-A-600provides the visual acceptance criteria for voids and nodules corresponding to these thickness limits.
Typical Industry Values
Standard Commercial (Class 2 Default): Fabricators typically target an average of 25–30 μm even for Class 2 specs to provide process margin over the 20 μm floor.
High-Reliability (Class 3): Production targets usually sit at 30–35 μm average to guarantee the 25 μm minimum survives thermal stress and etch-back variations.
High-Current / Heavy Copper: When vias serve as primary power feeds, designers often specify 36–50 μm+ (1.4–2.0 mil) via specialized high-throw or pulsed plating, trading off drill smear risk for conductivity.
Key Influencing Factors
Achieving uniform thickness is harder than hitting a simple average. Key variables:
1.Aspect Ratio (AR): Defined as Board Thickness / Finished Hole Diameter. As AR exceeds 8:1, "throw power" (bath ability to plate the bottom of the hole) drops exponentially. Standard DC plating struggles; Pulse Plating or High-Throw additives become mandatory.
2.Current Distribution (Throwing Power): Edge effects ("dogboning"—thick copper at pad/via junction, thin in center) occur due to current density crowding. Auxiliary cathodes or conforming anodes are used to combat this.
3.Bath Chemistry & Agitation: Copper sulfate concentration, acid ratio, chloride levels, and proprietary leveling agents control grain structure and distribution. Poor agitation traps gas bubbles (air entrapment) in high-AR holes, causing voids.
4.Drill Quality: Smear (resin melt) blocks copper nucleation. Inadequate desmear/etchback prior to plating prevents adhesion and locally starves the barrel of copper.
Common Failures Linked to Insufficiency
Barrel Cracking (Thermal Fatigue): The #1 failure mode. During IPC-TM-650thermal shock (solder float), thin barrels fracture due to CTE mismatch between the X/Y plane (glass constrained) and Z-axis (resin expansion).
Open Circuit (Hi-Pot/Ionics): Highly resistive vias or total opens caused by micro-voids or localized thinning below the minimum local spec.
Via Burnout: In high-current apps, thin barrels act as fuses. The reduced cross-section heats up, anneals the copper (softening it), and eventually melts or delaminates.
Impedance Shift: Non-uniform plating changes the effective diameter of the via, altering the characteristic impedance of high-speed differential pairs if the barrel is part of the signal path return.
Measurement Methods
Metallographic Cross-Section (Microsection): The gold standard (reference IPC-TM-6502.1.1). Destructive. Board is cleaved, mounted, polished, and measured at 100x–200x magnification. It is the only method that accurately captures the minimum local thickness at the barrel center and reveals voids/nodules. Required for Class 3 certification.
X-Ray Fluorescence (XRF): Non-destructive, fast inline check. Primarily used for surface copper thickness. Less effective for measuring internal barrel thickness unless specialized bore-scope probes are used, as the geometry shadows the X-ray path. Useful for process control of panel surface distribution, not definitive barrel compliance.
Resistivity (Kelvin) Test: Verifies continuity/resistance but does not measure physical thickness dimensionally.
Practical Design & Fab Notes
Why Uniformity > Average:
A board can pass "Average Thickness" (e.g., 25μm avg) but fail functionally if the center (high stress point) is 15μm (thin spot) while the ends are 35μm. The failure initiates at the thinnest cross-section under thermal cycling. Specifying only an average without enforcing the minimum local requirement (per IPC Class) is a common design oversight that leads to latent field failures.
Specification Guidance:
1.On Drawings: Explicitly state the IPC Class requirement (e.g., "Plated Hole Wall Copper per IPC-6012Class 3, Min Avg 25μm, Min Spot 20μm"). Do not assume the shop default matches your reliability need; many default to Class 2.
2.Trade-offs:
Too Thick:Increases cost, narrows annular rings (etch factor), increases risk of drill bit wander due to longer plating times, and can cause "overhang" issues with small capture pads.
Too Thin:Reliability liability. If you need high current, increase via count or diameter rather than solely relying on pushing plating thickness beyond standard process capability (which hurts uniformity).
3.DFM Check: For aspect ratios >10:1, proactively discuss with the fabricator. You may need to switch to back-drilling, stacked microvias, or approve a specialized (more expensive) pulse-plating process to meet Class 3 minima. Always verify the fab can achieve the required minimum localthickness in the deepest blind vias, not just the average.
Email: all@poe-pcba.com
Whatsapp: 85292069596
Tel: 0755-25312250/ +8613798543496
Factory Address: Floor 3, Jinyuan Industrial Park, No. 56, Tangtou Avenue, Shiyan Town, Baoan District, Shenzhen China
