A 6-layer stackup provides the minimum layer count that enables true high-speed signal routing with dedicated power and ground reference planes, effectively balancing electrical performance with fabrication cost.
Priority 1: High-Speed / Low EMI
Order: L1 (Signal) – GND – L3 (Signal) – L4 (Signal) – PWR – L6 (Signal)
Advantages: Signals on L3 and L4 are buried striplines, fully shielded by solid reference planes above and below. This maximizes immunity to external noise and contains internal crosstalk. Adjacent power and ground planes (L2/L5) create a high-capacitance sandwich, providing excellent high-frequency decoupling and low-inductance return paths.
Use Case: DDR memory interfaces, PCIe, Gigabit Ethernet, and RF circuits.
Priority 2: Routing Density / General Digital
Order: L1 (Signal) – GND – L3 (Signal) – PWR – GND – L6 (Signal)
Advantages: Retains a solid ground reference for outer layers while dedicating the inner pair to power distribution. The tight GND-PWR pairing on L4/L5 maintains acceptable interplane capacitance. Easier to route complex BGA fanouts due to two signal layers (L3 and L6).
Use Case: Complex MCU boards, industrial controls, and designs requiring maximum routing area without HDI costs.
Critical Design Rules
Impedance Control: Target 50Ω single-ended and 100Ω differential. Use outer-layer microstrips only when necessary; bury critical signals as striplines between planes to reduce radiation and tighten impedance tolerances.
Return Path Integrity: Never route signals over a split in their reference plane. If a trace transitions layers, ensure a nearby stitching via connects the reference planes at the crossover point.
Plane Coupling: Maintain a 3–4 mil dielectric gap between power and ground planes to leverage natural interplane capacitance for HF decoupling.
Symmetry: Mirror the dielectric thicknesses across the center of the board to prevent post-assembly bow and twist during reflow.
Crosstalk Mitigation: Route aggressor traces orthogonal to victim traces on adjacent signal layers (L3 vs. L4).
Material and Manufacturing
Standard FR-4 (Dk ~4.2–4.5) suffices for most applications up to 5–10 Gbps. Specify 1 oz copper for power planes to minimize IR drop and 0.5 oz for signal layers to allow finer etching. Maintain a total thickness of 1.6 mm ±10% to ensure compatibility with standard drill bits and lamination cycles.
Selection Guide
Select Stackup 1 for designs involving edge rates below 1 ns or external EMI compliance requirements; the dual stripline configuration is worth the marginal cost increase. Opt for Stackup 2 when routing density is the primary constraint and interface speeds remain below 500 Mbps, as the embedded power plane simplifies BGA escape routing.
Precise stackup definition remains the lowest-cost method to ensure signal integrity before the first prototype is assembled.
Email: all@poe-pcba.com
Whatsapp: 85292069596
Tel: 0755-25312250/ +8613798543496
Factory Address: Floor 3, Jinyuan Industrial Park, No. 56, Tangtou Avenue, Shiyan Town, Baoan District, Shenzhen China
